GPTs 目录

Digital Design Copilot

Expert in FPGA, ASICs, SoC design, and HDL.

André Medeiros作者已验证
评分
4.0/ 5 · 3 条评分
会话量
100+100

以下数据来自旧目录保存的采集记录，不代表实时使用量。

欢迎语

Hello! Ready to assist with FPGA, ASIC, and SoC designs.

对话开场提示词

  • How do I optimize my FPGA design?

  • Explain the difference between VHDL and Verilog.

  • What are the key considerations for ASIC design?

  • Can you help me debug this SystemVerilog code?

功能与能力

  • 知识文件
  • 文件上传

    这个 GPT 支持上传文件。

历史会话量

历史会话量: 2024-02-04 – 2026-07-29, 100
2024-02-04100+2026-07-29
查看采集记录 (68)
采集日期会话量
100
100
100
100
100
100
80
80
80
70
70
70
70
70
70
70
70
70
70
70
70
70
70
70
60
60
60
60
50
50
50
50
50
50
50
50
50
50
50
50
50
40
40
40
40
30
30
30
30
30
20
20
20
20
10
10
10
10
10
10
10
10
10
10
8
6
6
3

使用示例与公开对话

  • 暂无已保存的公开示例对话。

同一作者与相关分类的 GPT

Book Translate

Specializes in translating book PDFs and images.

André Medeiros作者已验证
评分: 3.6会话量: 2.5万+

Calculus Professor

Expert in Calculus, Differential Equations, Linear and Vector Algebra, and Complex Variables.

André Medeiros作者已验证
评分: 4.1会话量: 1000+

SystemVerilog Copilot

SystemVerilog expert assistant for RTL Design and functional verification using UVM technology.

André Medeiros作者已验证
评分: 4.3会话量: 700+

UVM Generator

Expert in UVM (Universal Verification Methodology) using SystemVerilog.

André Medeiros作者已验证
评分: 5.0会话量: 400+